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Abstract 
An alternate method of implant isolation of discrete 
devices in nMOS VLSI integrated circuits was examined. A 
double poly nMOS process with a new implant isolation 
scheme was conceived, modeled and implemented. Discrete 
devices from both the experimental and standard process 
were compared and electrical parameters were extracted. 
With these parameters circuit simulations of a standard 
nMOS clock were performed. Both actual measurements and 
the simulations proved the process to be incompatible 
with current nMOS circuit design. Included in the results 
are suggestions as to how the alternate proc,ess may be 
modified to accommodate current nMOS circuit design. 
\• 
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Chapter I 
Intrhduction 
The study of the alternate implant isolation scheme is an 
offshoot of an attempt to reduce the number of 
photolithographic process steps involved in manufacturing 
VLSI integrated circuits. Currently, many VLSI !C's 
utilize masked implants for a variety of reasons. Some 
examples are: device isolation, to boost device 
capacitance or to adjust thresholds, /13/. The masking 
level under investigation is one which defines a boron 
implant used to boost storage cell capacitance and 
provide cell to cell isolation of a VLSI 256K Dynamic 
Random Access Memory or DRAM. Currently, the isolation 
implant is done with a photo resist mask to prevent the 
channel or active regions from receiving the implant. 
There is a significant savings associated with 
eliminating a masking operation. However, eliminating the 
isolation implant mask would alter the electrical 
characteristics of the active devices. For example, the 
threshold voltage of the access transistors would be in 
the 4 to 5 volt range. To bring the thresholds into the 
desired range the channels would have to be counterdoped. 
It is proposed that a blanket phosphorus implant b<:3 added 
- 2 
t 
prior to growing the gate oxide of the individual 
transistors. The alternate process would not add an 
extra operation since currently a boron threshold blanket 
implant is used to raise the thresholds to the desired 
range. 
The transistors in question are part of a double po,_.-y 
(Polysilicon~ Tantalum Silicide) DRAM, where the Poly I 
is the top plate of the DRAM storage cell capacitor. The 
tantalum silicide, which • lS actually a tantalum 
' 
silicide-polysilicon sandwich is used to define the gates 
of active devices and as interconnects. Figure 1.1 is a 
cross sectional view of an nMOS transistor and Figure 1.2 
is a top view of the memory area, /10/. 
The objective is to explore the electrical differences 
between the counterdoped and normal n-channel devices. 
Included are computer simulations to determine the 
correct implant dose and energy to be used in fabricating 
the counter-doped devices. Also included are the 
following electrical measurements of the normal and 
counter-doped discrete devices: 
1. Threshold Voltage ,, 
2. Discrete Device Gain (Beta) 
- 3 -
. . r ....... . 
3. Channel Length 
4. Body Effect (Back Gate Bias Sensitivity) 
5. Substrate Doping 
6. C-V Characteristics 
·. 
Using the above data, predict and measure tne impact on 
the operation of the clock circuitry common to VLSI DRAM 
technology. This will include ADVICE simulations of how 
the normal versus counterdoped clocks will function. 
(Note: It was the original intent to determine this 
alternate processings impact on AT&T's 256K DRAM. 
However, due to the obviously proprietary nature of the 
topic, the results can not be included in this thesis.) 
- 4 ·-
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SCHEMATIC DIAGRAM OF A NMOS TRANSISTOR 
FIGURE 1.1 
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1. GATE OF THE ACCESS TRANSISTOR (ONE OF THE 
DEVICES TO BE COUNTERDOPED ). 
q 
2. TANTALUM SILICIDE WORD LINE. 
3. POLY I (TOP PLATE OF STORAGE CAPACITOR). 
4. FIELD OXIDE (USED FOR DEVICE ISOLATION). 
5. REGION CURRENTLY MASKED DURING THE BORON 
ISOLATION IMPLANT. 
INTERLEVEL DIELECTRIC AND METAL LEVEL 
YET TO BE DEPOSITED AND DEFINED. 
FIGURE 1.2 
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Chapter ll 
Process Simulation 
Before electrical evaluation of the structure can begin\ 
/ 
it must first be fabricated. This obvious fact is stated 
so as to emphasize that the fabrication of the 
counter doped MOSE'ET is quite involved. The mos·t 
difficult portion of the fabricational sequence is 
establishing the correct thresholds in the counterdoped 
MOSFET. VLSI devices, especially DRAMs, are extremely 
sensitive to perturbations in threshold, /13/. Therefore 
it's imperative the counterdoped MOSFETs have the same 
threshold as then-channel MOSFETs in the control half of 
the experiment. To manually cal cul.ate the correct doses 
and energies would be extremely time consuming and 
probably yield an inaccurate result. It is difficult to 
estab:ish the correct phosphorus implant to yield the 
desired threshold voltage, given the number of oxidations 
and heat treatments the device sees during the course of 
processing. The best method (most time efficient) is to 
model the thermal oxidations,heat treatments and implants 
with a well established empirical semiconductor device 
model. SUPREM II a well known standard in integrated 
circuit process modeling and simulation was chosen, /1/, 
/2/. 
- 7 -
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The goal of the simulation was to determine the correct 
dose and energy when implanting the compensating 
phosphorus in the channel regions so as to establish the 
correct thresholds. (1.0 volt with back gate bias at 
-2.0 volts) The first step was to develop a data base of 
the salient pr.ocess parameters using the process flow 
: 
chart found in figure 2.1. 
A process simulation program such as SUPREM II is used to 
relate a -set of processing steps to the resulting 
distribution of impurities within a semiconductor device 
structure, /1/. The actual plots of the simulated doping 
distribution from both the control and experimental 
process are in Appendix B. Page 34 shows the experimental 
process data base and pages 35 through 43 give the dopant 
profiles at various stages of processing. Page 44 
presents the control process data base and .pages 45 
through 47 show its respective dopant profil.es. SUPREM 
II's analysis capability 
- 8 -
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CONTROL EXPERIMENTAL 
p+ RESIST DELETE 
\ 
I 
. 
BORON IMPLANT 
2E12 50kaV 5E12 200kaV ' I 
' 
OXIDATION 
02·HCL 950°C 
I 
' 
PHOSPHOROUS 
DIFF. 950°C 
I 
' 
BORON IMPLANT PHOSPHOROUS IMPLANT 
7 .5E11 50keV 
4 
, . 
. 
:.,:J~ .... : - . 
I 
OXIDATION 
02-HCL 1000°c 
I 
PHOSPHOROUS 
DIFF. 950°C 
-
I 
ANNEAL 
N2 950°c 
I 
DEPOSIT P-GLASS 
FLOW P-GLASS 
........ I 
DEPOSIT, DEFINE AND 
ETCH METAL 
PROCESS SEQUENCE 
FIGURE 2. 1 
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, 
MODELED 
SEQUENCE 
·.!.' 
0 
,, 
\ can be used for several purposes (i.e. the determination 
of physical coefficients, evaluation of process models 
and the calculation of of electrical parameters). In this 
application it is the calculation of the threshold 
voltage which is most important. 5UPREM II calculates 
'the threshold voltage Vt for MOSFET devices using the 
full depletion approximation. All. mobile carriers are 
assumed to be. absent from the depletion region O < y < Yet 
. The threshold voltage is defined by: 
\ = ~ms -qN+/Cox + 'f s + Vex (1) 
where ~ms is the difference between the gate electrode 
and semiconductor Fermi levels (work function), Nt is the 
oxide inter·face fixed charge concentration, and Cox is 
the oxide capacitance. The term fs in the above equation 
is the surface potential under strong inversion 
conditions defined 
fs = kT/q ln(N,,..vN(Ycd/ni..-2) (2) 
where k is Boltzman's constant, T is the absolute 
temperature, nt is the intrinsic carrier concentration, 
is the 
edge, and 
impurity concentration (at the depletion 
N • .,\I is the mobile carrier concentration used 
to define the onset of strong inversion,/!/, /10/, /8/~ 
- 10 -
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The Vox in equation (1) is the potential drop across the 
oxide caused by the electric field due to ionized 
impurity charge within the depletion region and is 
defined below 
Yd 
Vax = - q;'Cox N (y) dy ( 3) 
The depletion edge location yd in equations (2) and (3) 
is unknown and can be determined by using the full 
depletion approximation to solve Poisson's equation 
z. 
d Y/dyl = qN (y) /~s (4) 
with the following boundary conditions 
(5) 
~ (y) 'r:r., = o (6) 
/ 
r (y) ~ .. Xt = 0 (7) 
for the semiconductor region and integrating Equation (4) 
yields 
YJ. y 
'f s - q/fs yd N(y)dy N(y)dy (8) -
0 0 () 
."J ... 
SUPREt1 II calculates Vt by· solving equations :1-3 and 6 
simultaneously, /3/. \ 
- 11 -
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" The calculation of threshold voltage depehds on the 
depletion approximation, which can lead to substantial 
errors when the substrate impurity concentration is non 
uniform, /7/. Found to be true in the counterdoped case. 
The model also does not account for back gate bias. 
However, by empirically fitting the model over narrow 
ranges it's possible to get ~<;9urate rest1l ts. It can 
then be used to describe the effects of varying implant 
dose and energy on threshold. 
Referring to Appendix A the reader ·will find a summary of 
.. 
the electrical parameters c-alculated by SUPREM II. Page 
29 through 33 • • are summaries implant for • various 
conditions described below 
Description 
Control or standard process 
Page 
29 
30 
31 
5E10 75KeV phosphorus (experimental process) 
32 
33 
5Ell 
SE12 
~ 
7£11 
ft 
" 
" 
" 
ti 
" 
Table 2. . .1 
Referring to the table below shows the predicted 
threshold voltages based on simulations for the various 
phosphorus implant conditions. 
- 12 - · 
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,, 
ENERGY I 
(KeV) I 
50 
,-
75 
100 
DOSE 5E10 5Ell 6Ell 7Ell 8Ell 5E12 
.94 .67 
.63 
.61 
.60 
.56 
.55 
.53 
.50 
I 
.48 
.46 -3.471 
I 
'-·---------------
Table .2..2. 
The simulations predict a threshold for the standard 
process of approximately .58 volts (Refer to page 29). 
Based on the above results an implant of ?Ell at 75 Kev 
,, 
was chosen for the counterdoped process. .... 
To determine how well the simulation predicted 
thresholds, measurements were made on discrete devices. 
(An in-depth explanation of all measurements is contained 
in Chapter III.) Using an HP-4145 Semiconductor farameter 
Analyzer Id vs Vg plots of a standard process 200um 
square device were made. Refer to Appendix C, page 48. 
The measured threshold is .63 volts, simulation predicted 
a value of .58 volts. In the standard process, simulation 
agrees well with actual results. 
The same comparison was performed on the counterdoped 
process. Referring to pages 33 and 50 ,the simulation 
yields a predicted value of .53 volts where the measured 
result yields a threshold of approximately 1.0 volt. In 
the counterdoped case the simulated and measured 
thresholds differed by .47 volts. This is due to the 
fact that the entire boron isolation implant is not in 
the depletion region and is not activated, /4/, /5/, /7/. 
However, the boron isolation implants appear as if they 
were substrate doping. It has been pointed out that 
SUPREM II is in error when the 
.I 
substrate doping 
concentration is non-linear. The simulation, though in 
error, would still red~ce the number iterations to 
arrive at the correct counterdoping implant. 
Based on these results, the next iteration of phosphorus 
implant to use is shown calculated below. (Note: It is 
' assumed that all the dose resides in the depletion region 
and is 100% activated, /8/.) 
\ 
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Referring to equation (1) and (3) on pages 10 and 11 
respectively. 
v-l - ~~ - qN~/~+ fs + Vox (1) -
v~ 
Vox - -qCox N(y )dy (3) -
() 
Where 
A'{= threshold shift =.47 volts 
a~= implant dose delta 
A'4 = qA~/Cox = l.9E-19(350E-08)/3.9(8.854E-14)4 ~ 
A~ = A '4 /1. 926£-12 
A~= - 2.4Ell 
This means the phosphorus dose should be reduced by the 
amount shown above. 
Even though the alternate process yie'lded thresholds too 
ti» 
high it is still possible to extract useful parameters 
for circuit simulation. 
- 15 
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Chapter III 
Measurements 
All measurements defined in this section and referred to 
through out the thesis were performed on.discrete test 
devices. These discrete devices are fabricated during 
standard processing. Since Step and Repeat Lithography 
was used the test devices were laid out in the grid 
regions. (Those regions found between primary chip 
sites.) Many different discretes are fabricated during 
processing, however this paper deals with three, a thirty 
micron wide by L' (L' refers to the channel length of 
discrete transistor) poly-gate MOSFET, a 200 micron 
square poly-gate MOSFET arid a large area MOS capacitor. 
Using a Hewlett Packard 4145 Semiconductor Parameter 
Analyzer Id vs. Vg plots (with varying Vbb) were 
generated on the two different sized MOSFET'S. From this 
Beta (ga~~) I L' I Vt, and Na (substrate doping) were 
calculated. The MOS capacitor was used to obtain C-V 
plots from which Cmax, Cmin, Cfb, Vfb, and tax were 
extracted. Included are explanations of how the 
measurements were made and tables summarizing the data. 
The threshold voltage is defined as the gate voltage at 
- 16 -
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• 
• 
) 
' 
which the channel becomes strongly inverted. (~= 2~F) Vt 
can be determined from applying 
expression for Id of a MOSFET, /10/. 
the first order 
Which predicts a linear relationship between I 0 and V~ for 
a constant drain voltage V<0.10 volts with an intercept 
at V<. = Ya where 
Due to the change of surface mobility with VG the 
relationship is not linear. Vo is then determined by 
finding the point at which the maximum slope occurs, then 
i 
extrapolating to zero using the point anti the maximum 
slope . 
Where Ii,tand \{;, are the ct1rrent and · gate voltage at tr1e 
point of maximum slo~e. 
Finding V0 then yields 
- 17 -
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The gain of the device orf3 (Beta) is defined as 
{!J = Uo Co Weff/Lef f 
and is determined by finding the maximum slope of Id vs. 
Vg. Channel length or Leff (L') for the narrow channel 
device is determined by using the fact that the 
200 um square device is equal to u.Co~/9/. 
/> {200) - u 0 C0 Weff/Leff Weff=Leff=200um 
t6 (200) - llo Co 
/'{30) = llc, C0 Weff/L' 
~ (30) = /3(200) Weff/L' 
L ' ( 3 0) - [/( 2 0 0) / I ( 3 0) ] 3 0 
of the 
Substrate Doping Density is determined by measuring Vt 
under various back gate bias conditions. The change in 
threshold as Vbb is vari_ed is a function of the doping 
density as shown by the derivation below /10/ : 
1 
dVi /d ({21 ~F' I -Vbb' ) = (1/Cox) ( ..f 2EsqN)) 
- 18 -
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Cox= E0 Kox/tox 
2 2. N = I 
---
A 2 €.r, /(,t <i 
Table 3.1 is a summary of these parameters • various MOS 
for both the control and experimental process. Nine 
devices were characterized in each group at a temperature 
of 90 C. Where N (surf) is calculated using the above 
equation and Vbb's of 0.0 and -1.0 volts and N (bulk) is 
arrived at with Vbb's of -8.0 and -9.0 volts. The 
threshold voltages in table 3.1 were arrived at with a 
Vbb of -2.0 volts, the substrate bias used in circuit 
operation. 
Table 3.2 shows clearly the difference between the 
sensitivity of threshold voltage with respect to Vbb of 
the control versus experimental process. The 
measurements in table 3.2 were made at room temperature. 
Table 3.3 are the C-V parameters obtained from the large 
area capacitor. 
- 19 -
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.:J I - Y. DATA 
.. l l I Data I I Descr -I Exp I I I .. ... IV (200) volts I l 11 05 ,l .. 72 I IV (30) volts I .98 .1 .. 7·9 
I~ (200) 11mho/v I. 40.3 36.6 (30) 11mho/v I 653.4 s1·s .. o IL' (30) um I 1.85 1.91 I N,1 (surf) /cm-3 I 1.4El6 3.1El6 I Nd (bulk) I L~m-J I 2.8El5 2.QE16 
Table J.l. 
...... 1--------------------~...___ .... ,c .... :;__ ','1> ...... I;>..___ ____________________ ., 
I I V (volts) I 
IVbb(volts) I Control Exp I 
-t-----------------1-1-0.0 
I -1 .. o 
:I ~ 2,. -o. 
J. ~:3 .,0 
·t -4. 0 
J-·5. 0 
:1· .... 6:. 0 
1~1.0 
1-a.o 
1-9.0 
.:.• 
l ~69 1.00 I 
.:f· •. 9 2· 1 . 55 I 
l 1~.oa 1.~98 I l .1 .1.1 :2 . -3:6 I 
l :1 .. 2 2 2 :· 7 o I 
1· 1.28: 3 ... 0·2 l 
I ·:1 . 34· 3 ~ 31 r 
1 1.38 3.sa I 
I 1.42 3.84 I 
I 1,46 4.10 I 
Table J-.2. 
1 
., 
I 
I 
I 
I 
....... :I _............._ ________ c____ - _y ___ D ...... /\_T_'A-----------1 I I Data I I Descr I Control Exp r 
t:N: (per cm A 3): I 
1 ·t {Angs.troms) 1. 
JC fb· (pF) I 
IC min (pf) 1: 
IC max {pf) 1-
1 Y (Volts) I 
1 .. 6El6. 
3:4:8' 
·87 .. ·2.5 
3·2 .96: 
114 .. 23: 
,40 
::Cable -3. • .J. 
- 20 -
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3. 7E16· l: 
3·49 I 
14. .·· s.1 I 
42. 74· I 
ii3.69 I 
,76 I 
,. 
( 
Cbapter lY 
Circuit Simulation 
Actual devices were evaluated and MOSFET parameters were 
extracted to determine the alternate process's impac-t on 
circuit per~ormance. It was found that a standard pre-
charged nMOS clock circuit (see Figure 4.1) was non-
functional on the experimental half of the process. This 
was determined with an oscilloscope to observe the 
clock's output. 
The alternate process case produced no output. The clocks 
were dead. To get insight as to the demise of the 
experimental process, a model was developed to simulate 
the output of the clock aleng with several internal nodes 
using the MOS parameters extracted in Chapter III. A 
comparison between the experimental and standard process 
models revealed an explanation for the non- function.al 
experimentally processed clock. 
A 'Standard pre-charged nMOS 
simulated with ADVICE· (Aid 
(fig. 4.1) clock was 
in Device Verification for 
Integrate~ Circuit Engineering). ADVICE is a circuit 
simulation program which has been used for several years 
by Bell Laboratories and is similar to SPICE (Simulation .. 
- 21 -
Program with Integrated Circuit Emphasis.) For this 
application, ADVICE is used to perform transient time 
domain analysis of the the nMOS circuit described in 
Figure 4.1, /12/. The first simulation is with standard 
processing and the second simulation is done with a 
modified data base ( counterdoped) from parameters 
extracted in Chapter III. 
A brief description of the clock is as follows. The clock 
must be broken down into two halves. The trigger or 
upper half and the release or lower half. A precharge 
signal, V in this case, is used to establish the correct 
initial conditions. Nodes 2 and 3 are pulled to ground 
while nodes 1 and 4 are pulled to Ve~. When node 1 goes 
high a path for the input signal is established • 1n the 
upper half of the cloc;:k ... Node 4 then clamps this node 
high. Once these initial conditions are established the 
precharge signal is then released. When the clock's input 
goes high the signal is split. The trigger half starts 
charging the capacitor tied to node 2 while in the 
release half the signal goes through a critical delay 
path. Once the capacitor is charged the signal from the 
release half then pulls node 4 low which allows the 
capacitor to discharge and kick node 2 to 2'{:~. This 
allows a full Vee_ on the output. 
- 22 -
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The most detrimental parameter to the clocks performance 
was that of threshold voltage's sensitivity to back gate 
bias variatioi1. This was easily introduced into the 
model by adjusting the substrate doping. Simulation with 
measured values from the experimental process showed the 
model agreed well with actual results by predicting a 
non-functi0nal circuit. To determine the doping level at 
which the clock ceases to function, the substrate doping 
was increased slowly form the standard process value of 
2E15 per cm-3 to the point where the clock failed to 
propagate any signal. This occurred at a doping level of 
3.4E16. Backing down to 1.4E16 (the brink of failure) a 
simulation was run monitoring internal nodes to gain 
insight as to the cause of failure. 
The problem was the source follower devices {those 
devices with their sources tied to drains) do not allow 
enough signal through to drive the next device. The 
effective V~ of a source follower device is that of Vl>b- VD 
(of the lead device) or in this case approximately 
~ 
-7 
volts /11/. Due to the increased substrate doping in the 
counterdoped case, the lat V~= -7 volts is 3.58 volts. 
(Refer to table 3.2) This phenomenon allows very little 
signal through to release node 4 and allow the clock to 
fire. '!11.e delay path in the experimental process becomes 
- 23 -
infinite and the clock never fires. 
The signal delay is clearly illustrated in figures 4.2 
and 4.3. Fig. 4.2 is a time domain plot of the standard 
process clock {substrate doping 2.0ElS) clock. The 
signals shown are the precharge, input, node 3 and output 
signals. It is clear the output rises sharply with 
approximately a 10 ns delay from the input. Comparing the 
control clock fig. 4.3, similar but not quite 
experimental conditions (substrate doping 1.4E16), the 
output rises slowly with a difficult to determine delay 
of 30 ns. To understand the difference one must look at 
internal nodes. Comparing node 3 between control and 
experimental, the node in.the experimental half only gets 
to 3.0 volts. This is due to the back gate bias 
sensitivity outlined in Chapter III table 3.2. The clock 
fires but the delay path has been greatly increased and 
the output does not rise crisply. Recall that in the 
actual experimental case no output was observed. 
- 24 -
' . 
1 2 
3 ---
V p --f ...... 4 
~s->------------~~---------------------------~ 
I 
FIGURE 4.1 
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Chapter Y.. 
Conclusions 
In an attempt to reduce the number of masking levels in 
an nMOS VLSI process an alternate isolation scheme was 
developed .. The effects of the alternate implant 
isolation scheme on nMOS integrated circuit performance 
was investigated. Both a standard nMOS clock as well as 
discrete devices were fabricated using standard and 
alternate (counterdoped or experimental} processing. 
Discrete devices were evaluated to extract MOSFET 
parameters so as to perform circuit simulations. With 
both actual measurements and simulations the differences 
between the control and experimental process were 
explored. The main difference being that the 
experimental devices exhibit a much higher sensitivity to 
back gate bias variation (threshold shifts), the result 
' 
of a much higher effective substrate doping level. The 
threshold shifts caused the experimentally processed nMOS 
clock circuits to fail. Simulations performed with the 
extracted parameters predicted accurately the 
experimental processing's impact on·circuit operation. 
If the alternate isolation scheme were to be further 
- 27 -
I 
pursued, the relationship between isolation effectiveness 
(parasitic device breakdown) versus measured substrate 
doping should be investigated. This would indicate what 
isolation implant dose to use to achieve maximum 
efficiency of isolation without radically increasing the 
substrate doping. It is concievable that the isolation 
implant dose could be adjusted to produce working 
circuits without severely altering standard nMOS design 
criteria. 
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APPENDIX A 
1 
STEP M 3 
NEUTRAL AMS I ENT DRIVE-IN 
TOTAL STEP TIME - 175.0 MINUTES 
-
INITIAL TEMPERATURE= 950.000 DEGREES c. 
OXIDE THICKNESS - 3.7500E-02 MICRONS 
I OXIDE I SILICON I I SURFACE I 
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT 
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I 
----~----------~------------~-------------------------------------------------BOR~ I 5.40474E-09 I 2.55658E-05 I 0.24456 I 1.00232E-03 I 
SURFACE CONCENTRATION= 2.251798E+16 ATOMS/CM13 
GAT~ MATERIAL = 
OXIDE THICKNESS = 
THRESHOLD VOLTAGE= 
N+ POLY SILICON UNDER GATE= P - TYPE 
375.0 ANG. CAPACITANCE/AREA = 9.20E-04 PF/UM2 
0.58 VOLTS AT SURFACE STATES = 6.00E+10 
JUNCTION DEPTH I SHEET RESISTANCE 
-------------~--------I---------------------------
I 8536. 07 OHMS/SQUARE 
NET ACTIVE CONCENTRATION 
OXIDE CHARGE - 2.537775E+10 IS 1. 49 % OF TOTAL 
SILICON CHARGE = 1.674400E+12 IS 98.S % OF TOTAL 
TOTAL CHARGE - 1.699777E+12 IS 100. % OF If'JITIAL -
INITIAL CHARGE = 1.700000E+12 
CHEMICAL CONCENTRATION OF BORON 
OXIDE CHARGE - 2.537775E+10 IS 1 . 49 % OF TOTAL -SILICON CHARGE - 1.674400E+12 IS '?8. 5 •/ OF TOTAL -
·'. TOTAL CHARGE = 1.6'?9777E+12 IS 100 • •/ I I OF INITIAL 
INITIAL CHARGE = 1.700000E+12 
SUPREM El'JD. 
-29-
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1 
,,. 
STEP tt 9 
NEUTRAL AMBIENT DRIVE-IN 
TOTAL STEP TIME - 175.0 MINUTES 
INITIAL TEMPERATURE~ 950.000 DEGREES c. 
OXIDE THICKNESS = 3.4834E-02 MICRONS 
I OXIDE I SILICON I I SURFACE I 
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT 
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I 
------------------------------------------------------------------------------
BORON I ~.40474E-09 I 2.5~658E-05 I 0.24456 I 1.00232E-03 I 
------------------------------------------------------------------------------PHOSPHORUS I 1 • 72788E-O 7 I 1.91820E-05 I 10.000 I S.68352E-03 I 
SURFACE CONCEf\lTRAT I ON = 4. 980 21 6E + 16 ATOMS/CH: 3 
GATE MATERIAL = 
OXIDE THICKNESS = 
THRESHOLD VOLTAGE= 
N+ POLY 
348. 3 ANG. 
0. 94 VOLTS 
SILICON UNDER GATE= P - TYPE 
CAPACITANCE/AREA = 9.91E-04 PF/UH2 
AT SURFACE STATES = 6.00E+10 
JUNCTION DEPTH I SHEET RESISTANCE 
----------------------1---------------------------
I 2405.69 
NET ACTIVE CONCENTRATION 
OXIDE CHARGE =- 2.014206E+11 
SILICON CHARGE= 7.571883E+12 
TOTAL CHARGE= 7.773304E+12 
INITIAL CHARGE= 7.773682E+12 
CHEMICAL CONCEN1 RATION OF BORON 
OXIDE CHARGE= 
SILICON CHARGE= 
TOTAL CHARGE= 
INITIAL CHARGE= 
2,020521E+11 
7.619402E+12 
7.821454E+12 
7.821853E+12 
IS 
IS 
IS 
IS 
IS 
IS 
OHMS/SQUARE 
2.59 
97.4 
100. 
2.58 
97.4 
100. 
CHEMICAL CONCENTRATION OF PHOSPHORUS 
OXIDE CHARGE -
SILICON CHARGE= 
TOTAL CHARGE= 
INITIAL CHARGE= 
SUPREM END. 
-6.315389E+08 
4. 75186'?E .. 10 
4.815023E+10 
4.:317109E+10 
IS 
I3 
IS 
--30-
1 I 31 
,:;i '3 ~ 
, I a ( 
1 00 I 
% OF TOTAL 
% OF TOTAL 
% OF INITIAL 
% OF TOTAL 
% OF TOTAL 
% OF INITIAL 
~~ OF TOTAL 
% OF TOTAL 
"'",,~ OF INITIAL 
1 
STEP# 9 
NEUTRAL At1BIENT DRIVE-IN 
TOTAL STEP TIME = 17S.O MINUTES 
INITIAL TEMPERATURE= 950.000 DEGREES c. OXIDE rHICKNESS :a 3.4834E-02 MICRONS 
I OXIDE I SILICON I I SURFACE I I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I 
------------------------------------------------------------------------------BOR°" I S.40474E-09 I 2.S5658E-05 I 0.24456 I 1.00232E-03 I 
PHOSPHORUS I ------------------------------------------------------------------------------1,72788E-07 I 1.91820E-05 I 10.000 I S.68352E-03 I 
SURFACE CONCENTRATION= 2.668610E+16 ATOMS/CH:3 
GATE MATERIAL = 
OXIDE THICKNESS = 
THRESHOLD VOLTAGE z 
N+ POLY SILICON UNDER GATE• P - TYPE 
348. 3 ANG. CAP1~CITANCE/AREA :a 9. 91 E-04 PF/UM2 
0.67 VOLTS AT SURFACE STATES = 6.00E+10 
JUNCTION DEPTH I SHEET RESISTANCE 
----------------------1---------------------------
I 2527.74 OHMS/SQUARE 
NET ACTIVE CONCENTRATION 
OXIDE CHARGE = 1 • '?57368E+ 11 IS 2.67 SILICON CHARGE= 7,144551E+12 IS 97.3 TOTAL CHARGE= 7.340288E+12 IS 100. INITIAL CHARGE= 7.340327E+12 
CHEMICAL CONCENTRATION OF BORON 
OXIDE CHARGE= 2.020521E+11 IS 2.58 SILICON CHARGE = 7 . 6 1 ·? 4 0 2 E + 1 2 IS 97.4 TOTAL CHARGE= 7.821454E+12 IS 100. INITIAL CHARGE= 7.821853E+12 
CHEMICAL CONCENTRATION -OF PHOSPHORUS 
OXIDE CHARGE= 
SILICON CHARGE= 
TOTAL CHARGE= 
INITIAL CHARGE= 
SUP REM Et'JD. 
'-. .-.
1 Ci371 E+O·~ ._,.::,,1._ • ,• 
4.74:3507E+l1 
4.:311.~61E+11 
4,815253E+11 
I 
rs 
IS 
IS 
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1 • 31 
'?8.7 
99.9 
% OF TOTAL 
'/ 
., . OF TOTAL 
% OF INITIAL 
% OF TOTAL 
% OF TOTAL 
% OF INITIAL 
% OF TOTAL 
% OF TOTAL 
;< OF INITIAL 
\ 
1 
. I 
STEP tt 9 
NEUTRAL AMBIENT DRIVE-IN 
TOTAL STEP TIME • 175.0 MINUTES 
INITIAL TEMPERATURE• 950.000 DEGREES c. 
OXIDE THICKNESS 
-
3.4834E-02 MICRONS 
I OXIDE I SILICON I I SURFACE I 
I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT 
I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I 
-------------~----------------·-----------~------------------------------------BOR~ I 5.40474E-09 I 2.55658E-O~ I 0.24456 I l.00232E-03 I 
--------------------------------------------------------------------~---------PHOSPHORUS I 1 • 72788E-O 7 I 1. 91820E-05 I 10.000 I 5. 68~1~2E-O 3 I 
SURFACE CONCENTRATION= -2.044733E+l7 ATOMS/CM:3 
GATE MATERIAL N+ POLY SILICON UNDER GATE= N - TYPE -
-
= OXIDE THICKNESS 
THRESHOLD VOLTAGE= 
348.3 ANG. CAPACITANCE/AREA = 9.91E-04 PF/UM2 
-3.47 VOLTS AT SUPFACE STATES = 6.00E+lO 
JUNCTION DEPTH I SHEET RESIST~CE 
----------------------I---------------------------0.232279 Ml CRONS I 
I 
::437.9~ 
3182.52 
NET ACTI'v'E CONCENTRATION 
OXIDE CHARGE = 1.388925E+11 
SILICON CHARGE - :3.405905E+12 
TOTAL CHARGE - 8.544798E+12 
-
INITIAL CHARGE - 9.1?2726E+12 
CHEMICAL CONCENTRATION OF BORON 
OXIDE CHARGE= 2.020410E+11 
SILICON CHARGE - 7 .. ~ 1 ·~ 4 5 5 E + 1 2 
-
TOTAL CHARGE - 7.821496E+12 
-
INITIAL CHARGE -· 7.821895E+12 
IS 
IS 
IS 
IS 
OHMS/SQUARE 
OHMS/SQUARE 
1 I 63 
98.4 
93.0 
2.58 
Is, 97.4 
IS 100. 
CHEMICAL CONCENTRATION OF PHOSPHORUS 
OXIDE CHARGE .~. . 3 1 '!i 3 7 0 E + 1 0 IS 1 I 31 -
SILICON CHARGE 4 "7 4 .-. 1 .:. 8 E + 1 .-, IS 09 "7 -
-
.. ,:, ._,. ~
' . ' 
TOTAL CHARGE - 4.811321E+12 IS 99 ·~ . . . " 
INITIAL CHARGE - 4. :31 so ,£8E + 1 2 
-
SUPREM END. 
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% 
% 
% 
"/ 
·' I 
'/ 
, . 
"/ 
, . 
. , 
.. 
• 
.,, 
. 
% 
OF TOTAL 
OF TOTAL 
OF INITIAL 
OF TOTAL 
OF TOTAL 
OF INITIAL 
OF TOTAL 
.-. F l_i TOTAL 
·JF I ~-JI TI ,.;;L 
1 
STEP tt 9 
NEUTRAL AMS I ENT DRIVE-IN 
TOTAL STEP TIME = 175.0 MINUTES 
INITIAL TEMPERATURE• 950.000 DEGREES C •. OXIDE THICKNESS :II 3.4834E-02 MICRONS 
I OXIDE I SILICON I I SURFACE I I DIFFUSION I DIFFUSION I SEGREGATION I TRANSPORT I COEFFICIENT I COEFFICIENT I COEFFICIENT I COEFFICIENT I 
------------------------------------------------------------------------------BORON I 5.40474E-09 I 2.55658E-05 I 0.24456 I 1.00232E-03 I 
--------------------------------------------------------------------------------PHOSPHORUS I 1 . 72788E-O 7 I 1. 91820E-05 I 10.000 I 5.68352E-03 I 
SURFACE CONCENTRATION= 1 .641230E+16 ATOMS/CM:3 
GATE MATERIAL = 
OXIDE THICKNESS = 
THRESHOLD VOLTAGE= 
N+ POLY SILICON UNDER GATE= P - TYPE 
348.3 ANG. CAPACITANCE/AREA = 9.91E-04 PF/U12 
0.53 VOLTS AT SURFACE STATES = 6.00E+lO 
JUNCTION DEPTH I SHEET RESISTANCE 
----------------------1---------------------------
I 2591 .09 
NET ACTIVE CONCENTRATION 
OXIDE CHARGE - 1. '?32106E+ 11 rs -SILICON CHARGE = 6. '?54627E+ 12 IS TOTAL CHARGE - 7.147838E+12 IS INIT!AL CHARGE - 7.147726E+12 -
CHEMICAL CONCENTRATiON OF BORON 
OXIDE CHARGE = 2.020521E+11 IS SILICON CHARGE - 7 .. :; 1 ·? 4 0 2 E + 1 2 IS TOTAL CHARGE - 7.821454E+12 IS -INITIAL Cr-!ARGE 
- 7.821853E+12 
CHEMICAL CONCENTRATION OF PHOSPHORUS 
O;< I DE 
SILICON 
TOTAL 
IN!TIAL 
CHARGE= 
CHARGE= 
CHARGE= 
CHARGE= 
SUPREM END. 
8.84151'?E+09 
' '4-:t-:,47E+11 ,:::> • 0 i I , 
6.736162E+11 
6.741267E+11 
I ..... 
=-
IS 
IS 
-·33-
OHMS/SQUARE 
• 
2.70 % 
97.3 % 
100 . % 
2.58 "/ 
·'. 
·?7. 4 "/ 
"• 100 . "/ 
·' I 
1 • 31 ... .. 
,:;, '3 7 .... •' , I 
•' . 
99.9 ... · I 
OF TOTAL 
OF TOTAL 
OF INITIAL 
OF TOTAL 
OF TOTAL 
OF INITIAL 
DF TOTAL 
OF TOTAL 
OF I ~.JI TI t4L 
• 
\ 
APPENDIX B 
• 
*** SUPREM II-05 - 2-2-80 - ***INPUT*** 
1 ••• TITL 638 P PLUS PBOTORIII8T IXP. 
2 .•. GRID DYII•.01, DPTB•1, YNAZ•5 
3 ••. SOB8 ORRT•100, !L!N•B, CORC•2B15 
4 •.. PLOT WIRD•S, RD1C•5, TOTL•Y 
5 ... PRI•T BBAD•Y 
& ••• CONN INPLA•T Boao• 
7 •.. 8TIP TYPB•INPL, ILZN•I, AKIV•200, D08B•5l12 
8 ••. STBP TYPB•INPL, !LZN•I, AKIV•SO, D0SB•2l12 
9 ... CONN GROW GATZ 1 
10 •.. STIP TYPZ•OZID, TINB•20, TINP•950, MODL•DRYO 
11 ••. CONN A&•BAL GATI 1 
12 •.. ST!P TYPZ•OZID, T!NP•950, TIMl•30, MODL•RITO 
13 ... CONN INPLA•T PBOSPHOaDI 
14 •.. STBP TYPl•INPL, BLZN•P, AKBV•75, D08B•7l11 
15 ... CONN ITCH GATB 1 
16 •.. STIP TYPB•ITCB, T!NP•23, TINl•1, !RTB•1 
17 .•. CONN GROW GATI 2 
18 ... STIP TYPZ•OZID, T!NP•1000, TINl•28, NODL•DRYO 
19 •.. CONN ARaBAL 
20 ... STIP TYPB•OZID, T!NP•1000, TINl•lO, NODL•RITO 
21 •.. CONN 950 B!AT TRIATNB&T 
22 ... NODIL RAMl•IPN1, GATI•-, Q88Q•6110, CBLK•1 
23 •.. STIP TYPB•OXID, TINP•950, TINB•175, NODL••ITO~ N0DL•8PN1 
24 ... l&D 
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STZP • 1 
INPLART :aoao• 
Jo•c DIP. 
5.000 
lfIDTB 
5.000 
63B P PLUI PBOTOallIIT IZP. 
8B!BT Rl8I8T. 
3335.3!5 
IIIT DOI• 
&.0000001+12 
PIAJt co•c 
2.54741+17 
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,_ 
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. . . . . . 
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' "' "' • . . 
-
1.0 2.0 3.0 ,.o 5.0 
D!PTB (NICROIIS) 
) VOLTAG~• 200. XIV I llARGI• 0.537 UN 
-35- · 
STIP • 
INPLAaT BOROa 
JURC DB •. 
5.000 
lfIDTB 
5.000 
638 P PLUI fBOTOR!SIST EXP. 
9gzzT RESIST. 
251&.54 
R!!T DOIi 
8.0000001+12 
P!!AJC C08C 
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-
1 • 0 2.0 3.0 4.0 s.o 
DEPTH (MICROS&) 
VOLTAGE• 50. JC!!V RANG!• 0.159 UN 
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ITIP • 3 
GROW GA'?B 1 
JOIIC DBP. 
4.181 
WIDTB 
4.111 
Sll P PLOI PBOTORIIIIT IZP. 
811BT Rl8I8T. 
245&.17 
IIBT coaa 
7.9141071+12 
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ITIP • 
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.. ,11.L\L GATI 1 
Jo•c DIP. 
4.981 
WIDTI 
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Jo•c DBP. 
0.000 
0.012 
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*** SUPREM II-OS - 2-2-80 - ***INPUT*** 
1 ..• TITL 638 TBRBBBOLD RORNAL -
2 •.. GRID DYSI•.01, DPTB•1, YNAX•5 
l ••• SOBB ORRT•100, !LEN•B, CORC•2115 
4 •.• PLOT WIRD•5, SDBC•4, TOTL•T 
5 •.• PRIST BEAD•!' 
6 •.• CONN DBPOSIT OXIDB 
7 •.• STBP TTPB•DIPO, TIM!•1, GRTl•.03750 
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****** GRAPHICS PLOT****** 
ID 
L 
) 
) 
<uA) CURSOR< 1.6440V, 2.777uA, 
MARKER< 1.6440V 2.777uA. 
-------------~--.-------·--.. 
2.000 
/div 
c:: noo 
...J. '-" 
Variablgl, 
VG -Ch3 
Linear ewQep 
Start • BOOOV 
s.oooov 
• 0870V 
Stop 
Step 
Var1ablca21 
VB -Ch4 
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Stop 
StQp 
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VS -Chl 
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VS2 -Va2 
• oooov 
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.1000V 
• oooov 
• oooov 
I 
co 
...j" 
I 
• 
,.. 
****** GRAPHICS PLOT****** 
ID 
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LINEl 
LINE2 
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--------- --- -.--.--
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